Abstract-We describe the challenge of implementing optical interconnect for beyond Moore's electronic devices. In particular, we developed a simple link model and calculated the optical communications energy for logic voltages down to 10 mV. The results of this link model show a limit to the minimum communications energy that depends on the achievable extinction ratio of the devices. This work gives some insight into the tact that should be taken for improved optical devices to have an impact in future computing systems using ultra-low voltage transistor devices.
I. INTRODUCTION
Data movement in high perfomance computing and large data centers has become increasingly dominated by the use of optical interconnect for distances exceeding 2 -10 meters. The fundamental reason for this is the limited bandwidth on an electrical cable. Electronic interconnects now use a significant amount of signal processing on even short sub-meter links to transmit information at 25 Gb/s on printed circuit boards, across backplanes, and in short cables. As the interconnection lengths get longer and data rates get higher, it becomes increasingly difficult to improve electrical interconnect significantly over that which exists today. In addition, the power required for this signal processing can be excessive. Higher per-channel data rates lead to lower initial costs, but energy consumption is a significant factor is determining system density, on-chip clockrates, and overall operating costs.
Reducing voltages by one to two orders of magnitude can potentially greatly improve on-chip power consumption, and allow processor and networking integrated circuit speeds to dramatically increase to some optimum determined by the electronics needed to compensate for on-chip frequency dependent loss of the longer copper lines, the electronics either being multiple signal regenerators or equalization circuits. Hence, it's hard to imagine optics as being necessary for onchip interconnects in a beyond Moore's scenario with low voltage logic. However, while a beyond Moore's technology with reduced voltage swing can potentially reduce power consumption by enabling more efficienct signal processing for off-chip electrical interconnects as well, the limits to communications bandwidth in an electrical line are fundamental. Hence, it's hard to imagine a scenario where optical interconnects will not be required in a large scale computing or data centers that utilizes beyond Moore's technology.
Here we describe simple calculations showing the energy consumption scaling of optical interconnects as well those for today's silicon photonics interconnects as it applies to ultra-low voltage (10 mV -100 mV) computing systems, and identify technology gaps to realize these interconnects. We qualitatively comment the extension of these calculations to optical neuromorphic interconnects as well.
A. Optical Interconnects today
Data centers are the driver of optical interconnect technology today. In data centers, servers are located in racks of equipment and interconnected with a top of rack switch. Half of the ports of the switch interconnect the servers within the rack and half of the ports interconnect to other switches to provide data movement between racks in one or more layers using a fat-tree or similar topology. Today, electronic cables connect the servers to the top of rack switch, but optical plugable transceivers connect the top of rack switches to the high-level networks switches. Large data centers have 1000 racks or more [1] .
Computing architectures may be a little different, but the scale of large high performance computers is similar to the scale of large data centers, perhaps physically a bit smaller. A large HPC machine will have tens of thousands of nodes. Within a rack, these may be connected electrically, but between racks, these are likely to be connected using optical transceivers. Optics also plays a role in disk access, largely because the distances are large.
Optical transceivers at their minimum consist of a laser, laser driver to regulate current and interface to the input electrical signal, receiver photodiode, and a series of amplifiers (transimpedance, limiting) to amplify the photodiode signal to a logic level, usually CMOS or LVDS. Today, the dominant type of transceiver is based on multimode fibers and vertical cavity surface emitting lasers (VCSELs), but hysperscale data centers are pushing toward single mode fibers because it more easily transmits data over longer distances. In HPC machines, most connections are short, so VCSEL/multimode systems aren't limited in that respect. Per-channel data rates today are almost exclusively 25 Gb/s. VCSEL-based solutions use 4 transmit fibers and 4 receive fibers to get to 100 Gb/s per 'link' and single mode solutions use 4 wavelengths in addition to multiple fibers to achieve the same. Power consumption generally exceeds 10 picojoules per bit (1 W for 100 Gb/s), including signal processing, clock recovery, etc. [2] .
B. Near-term trends
A relatively recent trend is to use electronic signal processing to increase the data rate per channel, from 25 Gb/s to 100 Gb/s or more in the near future. Instead of transmitting binary signals, standards bodies have proposed to transmit 4-level signals (referred to as pulse amplitide modulated or PAM-4) to double the data rate at the same baud or symbol rate. Using more sohphsitcated signal processing and error correction, researchers have demonstrated over 100 Gb/s per channel using PAM-4 at a symbol rate of 56 Gbaud [3] . The recent 400 Gb/s standards are centered around using 4 -8 channels of PAM-4 at 56 or 25 Gbaud [4] . Beyond that, researchers have proposed using discrete multitone (DMT) [5] , and coherent 16/64 QAM [6] to fit more information into the optical channel. However, all of these techniques require the use of forward error correction and increasingly complex signal processing, which add siginficant power consumption and delay over an ideal link.
C. Longer term trends
In the long run, a better approach is to integrate optical devices directly with CMOS processors, memory, and networking chips with very low capacitance interconnects, either monolithically or with intimate flip chip bonding [7] . This approach avoids the bandwidth constriction and energy consumption of transmitting signals electrically from thetransceivers to the networking chip. If we do not push high per-channel data rates using signal processing and error correction, but instead rely on many-wavelength dense wavelength division multiplexing to transmit a high-bandwidth per fiber, we can achieve drastically lower energies, approaching 10-100 fJ/bit complete [8] . This more than 100X improvement over the transceiver state of the art today will likely take at least 10 years to realize, as it requires a large investment in packaging technology, design tools, etc., to make it commercially attractive and cost effective. It is hard to call this approach a beyond Moore's technology in its own right, but some might view it that way, because it is a radical departure from today's systems. Challenges in implementing this integrated approach include [9] :
• Developing ultra-low, highly reliable, low capacitance intimate integration of the electronics and photonics, particularly important for the receiver • Demonstrating an integrated many wavlength laser source at a cost comparable to one wavelength • Elminating or compensating for manufacturing and environmental variations, particularly for resonant photonics devices • Reducing electronics multiplexing and retiming energy consumption • Reducing packaging costs greatly and creating an infrastructure where optical communications costs the same as electrical communications across relatively short distances • Creating a design infrastructure whereby electronics circuit designers can design optical interconnects as easily as electronics ones today
II. BEYOND MOORE'S DIGIGAL OPTICAL INTERCONNECTS
Beyond Moore's computing can be categorized in several ways. One way, particularly relevant for this discussion, is the way in which communication signals are described. In the simplest case, there are only two catergories, digital and analog, although classical digital signals and few photon signals (for example in quantum key distribution systems) are somewhat different in nature. In digial or analog systems, the limit to optical communications is determined by signal to noise considerations and can be characterized by the minimum number of photons that need to be transmitted and received for the connection to be reliable. The network architecture has a large influence on the acceptable error rate or signal fidelity. In neurmorphic computing, the acceptable error rate or signal to noise can be poorer than might be expected due to the resiliency of the computational algorithms.
The lowest energy, highest bandwidth approach when interconnecting beyond Moore's transistor technologies will likely be achieved with intimately integrated photonics as described in section I. C. There are several additional challenges for optical interconnects which are unique to beyond Moore's device technology, described below.
A. Digital communications with ultra-low voltage electronic logic
Today's CMOS still operates at voltages of a large fraction of a volt. Luckily, many optical devices operate at similar levels. However, as voltages are reduced below 100 mV, it becomes more difficult to drive the current state of the art optical devices to the levels required. Examples of device technologies with ultralow voltages include Tunnel-FETs [10] and superconducting (SFQ) logic gates [11] .
B. Ultra-low voltage modulator-based digital systems
A link diagram is shown in figure 1 . A multi-wavelength laser source provides an input to the modulator that is located as close as possible to the output of the logic gate that we wish to communicate to another chip. The output signal of the modulator is then communicated over an optical medium (fiber/waveguide) to a detector, which is then amplified by a transimpedance amplifier to logic level. We show a wavelength division multiplexed system with 4 wavelengths. Modern telecommunications systems use 80 wavelengths, but optical interconnects in data centers use at most 4 today.
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Rx d1 d2 d3 d4 Fig. 1 . DWDM optical interconnect using silicon photonics resonant devices. On the left is a multiwavelength source that generates CW optical signals at different wavelengths. In the middle are 4 optical modulators with drive signals e1 to e4. On the right is an optical demultiplexer using ring resonators and a set of 4 detectors providing outputs d1 to d4 for the 4 wavelengths. Between the transmitter and receiver is the fiber or waveguide interconnect media.
There are two main sources of power consumption. First, the laser power is proportional to the required receiver optical input power, the optical loss between the laser output and the receiver, and the laser efficiency. Second, the conversion electronics and photonics (driver, modulator) have power consumption approximately equal to UCV 2 f, where U is the utilization factor (e. g. ¼ for pseudorandom data, ½ for a clock, etc.), C is the capacitance, V is the voltage swing, and f is the frequency. The receiver optical input power is a fairly complex attribute, determined by the required error rate, the extinction ratio of the modulator, the transimpedance and design specifics of the receiver, including the photodiode capacitance. Here, we assume a single stage transimpedance amplifier is used in the link, a huge simplification and power consumption reduction compared to the receivers of today. A receiver without an amplifier or resistor [12] may someday have reduced energy consumption in certain applications if the total input capacitance is reduced well below 1 fF.
In figure 2 , we show the minimum energy consumption of a link as a function of voltage for photodiode and modulator capacitances of 0.1 and 1.0 fF (solid lines). The curves were calculated using a link model that includes capacitance, data rate, logic voltage, extinction ratio and loss for the modulator, loss for the optical path, laser efficiency, detector responsivity and desired bit error rate. Noise calculation methods are described in [13] . In general, the curves cannot be described by a simple equation, but a simulation is needed. The energy is dominated by the laser energy and is proportional to voltage because of the fixed transimpedance at a given capacitance. The lower bound of the energy is determined by the noise floor, in this case thermal noise on the transimpedance resistor. The received energies per bit are shown by the dashed lines and is limited to about 0.022 fJ/bit or 172 photons per bit at 1.55 um, limited by thermal noise. The result turns out to be independent of bit-rate; of course the power consumption is the energy per bit times the data rate.
C. OI using a silicon photonics modulator model
While someone might argue that the assumptions are in error by a few dB in optical losses, capacitances, or noise characteristics, the more difficult aspect of the interconnect is achieving a modulator with 7 dB (5X) extinction and only 1 dB loss at low voltages. To bring the discussion back to today's reality, the best silicon photonics modulator today operates at about +/-0.25 V [8] . We modeled that device as a function of input voltage swing and used it instead of the idealized modulator used in the calculations for figure 2. The results of this calculation are shown in figure 3 .
At low voltages the extinction of the modulator is very limited, because the logic states (0 and 1) of the modulator depend on moving charge (CV 2 ) in the depletion region of a PN diode [8] . To keep the same receiver power, the laser power needs to be increased and the shot noise of the detector in the logic one and zero states now dominates, which requires a further increase in laser power. This leads to an optimum at about 100 -200 mV for this particular device. Hence, this graph points out one of the key challenges for optical interconnects in the beyond Moore's era is to demonstrate a device that can operate at very low voltages with low loss and high extinction.
However, with today's CMOS, demonstrating an integrated receiver with low energy consumption that achieves its theoretical sensitivity limit is a challenge. With ultra-low voltage devices, this becomes less of a challenge, because the transimpedance gain required to amplify the detected signal to the logic level is much smaller. In addition, analog circuits, for example to stabilize a micro-resonator's wavelength, become more difficult in a low voltage technology.
D. Multilevel signaling
In PAM-4, twice as much power is required to achieve the same eye opening as in binary signaling. Hence, to first order, The laser is 10% efficient, the modulator loss (high-state) and extinction are 1 dB and 7 dB respectively, the excess noise of the transimpedance amplifier (TIA) is 3 dB, the miscellaneous optical losses are 3 dB, and the calculation assumes a BER of 1e-9 (Q=6). the systems have the same energy per bit of information, since two bits are transmitted per signal. However, for systems that are shot noise limited, then PAM-4 is likely a bit worse, because the top eye has more noise on the bottom eye. If you use significant digital processing, you can optimize the amplitudes for equal signal to noise (eye opening) [14] . However, that system is more complex and will lead to higher power consumption still.
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III. ANALOG OPTICAL INTERCONNECTS
You can think of an analog amplitude communications link as an extension of digital multilevel signaling to infinite levels. The performance required of analog links, in terms of signal to noise ratio depends greatly on the system details. One advantage of neural inspired systems lies in their convergence with inexact data; hence we would expect those systems to be able to operate with lower signal to noise ratios than high-fidelity systems or digital communications. As an example, if we consider the link analyzed in figure 3 having to operate at Q=2 (SNR=4, BER ~ 1%), then the power in the link is reduced substantially at lower voltages, but not all that significant at voltages above a few 100 mV where the systems are not limited by shot noise, as can be seen in figure 4 .
Allowing a 1% error rate can get the required input power below 25 photons and the overall energy below 1 fJ/bit, even using optical modulators of today, albeit not at 10 mV logic levels. Neuromorphic systems take advantage of poor signal fidelity through unique algorithms to allow one to reduce the optical energy over what might be possible in a digital system.
Multilevel signaling and analog communications have the disadvantage of requiring linearity in the components that typically isn't required in binary digital communications. While compensation is possible via signal processing techniques or analog linearization, these approaches raise the power dissipation over what it would otherwise be.
IV. CONCLUSION
In conclusion, we have described some of the challenges that exist in implementing optical interconnects for low voltage beyond Moore's computing devices. Optical interconnects are likely to continue to be needed for off chip interconnects, but a transistor technology with lower voltages may push out the need for on-chip optical interconnects even further. Intimately integrating optical interconnects with electrical circuits without the intermediate use of transceivers has the potential for a 100X or more energy consumption reduction compared to today's optical interconnects, even with today's CMOS devices, but face significant technology and infrastructure challenges. Moving to ultra-low voltage logic will require significant improvements in optical modulator technology to allow interconnect energy consumption to scale with the reduction in voltage. However, the development of an integrated noiselimited receiver with low energy consumption is greatly helped by the logic voltage reduction because of the lower transimpedance gain required. Complete optical link energy consumption approaching 1 fJ/bit is feasible, but we showed in our simple example that thermal noise ('good' extinction modulators) and shot noise (poor extinction modulators) prevented scaling below that level. Analog interconnects, such as those required by neuromorphic systems will likely have the same challenges. However, the error rates or signal to noise ratio in these systems may be relaxed, facilitating lower energies or more tolerance to devices with poor extinction ratio, but the analog nature requires greater component linearity or electronic compensaiton to handle non-linearity. figure 3 , but with a 1% error rate (Q=2).
